IEC - International Electrotechnical Commission - IEC 61523-2:2002
Delay and power calculation standards - Part 2: Pre-layout delay calculation specification for CMOS ASIC libraries
withdrawn
Buy Now
| Organization: | IEC - International Electrotechnical Commission |
| Publication Date: | 17 May 2002 |
| Status: | withdrawn |
| Page Count: | 38 |
| ICS Code (IT applications in industry): | 35.240.50 |
abstract:
Applies to CMOS ASIC libraries which contain cell based primitives and memories to be used during the pre-layout design phase of logic simulation, timing verification and logic synthesis.The delay... View More
Document History
IEC 61523-2:2002
May 17, 2002
Delay and power calculation standards - Part 2: Pre-layout delay calculation specification for CMOS ASIC libraries
Applies to CMOS ASIC libraries which contain cell based primitives and memories to be used during the pre-layout design phase of logic simulation, timing verification and logic synthesis.The delay...