loading
HW/SW co-design of face detection & recognition on virtual platform
2016 Edition, October 1, 2016 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

In this paper, we present a FPGA implementation of face detection hardware (HW) and also address face recognition software (SW) on virtual platform. We apply very deeply-cascaded classifier which is composed of...

Using VHDL for HW/SW co-specification
1993 Edition, January 1, 1993 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

HW/SW (hardware/software) co-specification and co-design require a medium for HW/SW implementation independent description as well as for integration of hardware and software. Since not all design steps can be performed automatically,...

Compiled HW/SW co-simulation
1996 Edition, January 1, 1996 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

This paper presents a technique for simulating processors and attached hardware using the principle of compiled simulation. Unlike existing, inhouse and off-the-shelf hardware/software co-simulators, which use interpretive processor simulation, the proposed technique performs...

HW/SW co-design experimental framework using configurable SoCs
2017 Edition, December 1, 2017 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

This paper presents an open source HW/SW co-design experimental platform based on behavioral benchmarks mapped onto a programmable SoC using High-Level Synthesis. HW/SW co-design has become extremely relevant in today's VLSI...

HW/SW Co-Design for Embedded System Based on DDF
2009 Edition, December 1, 2009 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

Embedded systems are targeted for specific applications under constraints on relative timing of their actions. In this paper, we proposed a co-synthesis approach to hardware/software (HW/SW) co-design for embedded system based on Dynamic Data...

Accelerating accurate fault tree analysis using HW/SW co-design
2014 Edition, January 1, 2014 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

Fault tree analysis is a widespread-use method for measuring dependability parameters such as reliability and safety. Fault tree analysis is more popular than Markov modeling and Reliability Block Diagram (RBD), which need good background of mathematical equations and impose complex analysis...

HW/SW co-simulation platforms for VLSI design
2008 Edition, November 1, 2008 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

Hardware/software co-simulation integrates software simulation and hardware simulation simultaneously. HW/SW co-simulation platforms can facilitate debugging and verification for VLSI design. In this paper, two hardware/software co-simulation...

Arbitrary long digit integer sorter HW/SW co-design
2003 Edition, January 1, 2003 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

The coming of the multimedia era and information security era indicates the requirement for the processing of longer digit integer data. Previous sort researches have focused on the pure performance of large amounts of finite fixed digit/bit numbers. This paper...

A HW/SW Co-designed Programmable Functional Unit
2012 Edition, Volume 11, January 1, 2012 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

In this paper, we propose a novel programmable functional unit (PFU) to accelerate general purpose application execution on a modern out-of-order x86 processor. Code is transformed and instructions are generated that run on the PFU using a co-designed...

HW/SW co-design of parallel systems
2010 Edition, November 1, 2010 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

Multicore architectures have become ubiquitous in the recent years. Yet, traditional serial programming techniques cannot exploit their potential because they do not express the dependencies of the tasks clearly rendering them unsuitable for any system which can execute tasks in parallel. We...

Advertisement