loading
Daily scheduling for R&D semiconductor fabrication
1993 Edition, January 1, 1993 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

The daily scheduling for a research and development (R&D) pilot line of semiconductor wafer fabrication is addressed. An integer programming problem formulation is given, which captures the salient features, such as high variety and very low volume,...

Daily scheduling for R&D semiconductor fabrication
1996 Edition, Volume 9, November 1, 1996 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

This paper presents the development of a daily scheduling tool, Electronic Research and Service Organization Fab Scheduler (ERSOFS), for a research and development (R&D) pilot line of semiconductor wafer fabrication. An integer programming...

FASE: a scheduling environment for semiconductor fabrication
1996 Edition, January 1, 1996 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

FASE is a computer-aided scheduling environment developed for semiconductor fabrication. Its current version includes: (1) a mid-term and daily scheduler, (2) a machine variability analyzer, (3) a what-if analysis tool and (4) a friendly graphic user...

Fuel Resource Scheduling??? The Daily Scheduling Problem
1985 Edition, Volume PER-5, February 1, 1985 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

The paper presents different network flow algorithms to handle the linear and nonlinear unit I/O characteristics of the daily fuel scheduling problem with hourly and daily fuel constraints. Results of a 17 unit/17 contract test system results are presented to illustrate the...

Fuel Resource Scheduling The Daily Scheduling Problem
1985 Edition, Volume PAS-104, February 1, 1985 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

This paper addresses the daily fuel scheduling problem of optimum allocation of fuels to various generating units to meet the hourly load requirementeemnt subject to hourly. and daily constraints. The hourly constraints consist of maximum and minimum limits on unit capacities,...

Micro-automating semiconductor fabrication
1991 Edition, Volume 7, July 1, 1991 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

Progress in automating very-small-scale mechanical processes is reviewed. The special requirements of microautomation are identified, and three applications are examined. They are positioning, electrical probing, and mechanical probing. The architecture and design of a microautomation system are...

Semiconductor Fabrication Application Bulletin
Plast-O-Matic Valves, Inc.

Sight Glass and Gauge Guard provide visual verification of purity and pressure.

Development of capacity indices for semiconductor fabrication
2012 Edition, September 1, 2012 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

A typical semiconductor fabrication process contains 300 to 1000 steps and its variation depends on the product complexity. Most of the processes are re-entrance to same equipments especially at photolithography, etching, implanter, film deposition, chemical mechanical polishing (CMP)...

Prediction of chemical consumption in semiconductor fabrication
2009 Edition, May 1, 2009 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

A system to predict chemical consumption in semiconductor fabrication is presented. The model is a bottom-up approach based on the routes and the associated process steps. Consumptions are modeled as variable and fixed in order to enable the analysis of product mix and workload...

Capacity allocation in semiconductor fabrication
1999 Edition, Volume 2, January 1, 1999 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

One of the most serious challenges in the semiconductor memory business is the rapid price decline. We develop an allocation scheme that determines the die (chip) allocation among different memory products. The allocation takes into account available die capacity, customer service...

Advertisement