loading
An all-digital PLL with a first order noise shaping Time-to-Digital Converter
2010 Edition, May 1, 2010 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

This paper presents an All Digital PLL (ADPLL) based on a first order noise shaping Time-to-Digital Converter (TDC). The architectures of two state-of-art ADPLLs and a state-of-art Gated Ring Oscillator (GRO) TDC are described. The...

All-Digital PLL with Variable Loop Type Characteristics
2006 Edition, October 1, 2006 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

A fully-digital frequency synthesizer for RF wireless applications has recently been proposed. It replaces the conventional VCO with a digitally-controlled oscillator with sufficiently fine frequency resolution. The conventional phase/frequency detector,...

A low-power calibration-free fractional-N digital PLL with high linear phase interpolator
2016 Edition, November 1, 2016 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

This paper presents a low-complexity calibration-free digital PLL architecture. The PLL adopts a fractional frequency divider with a harmonic rejection current steering phase interpolator which is free from pre- and background-calibration. The...

A 0.6GHz to 2GHz Digital PLL with Wide Tracking Range
2007 Edition, September 1, 2007 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

A digital PLL employing an adaptive tracking technique and a novel frequency acquisition scheme achieves a wide tracking range and fast frequency acquisition. The test chip fabricated in a 0.13μm CMOS process operates from 0.6GHz to 2GHz and achieves better...

A digital PLL with a multi-delay coarse-fine TDC
2011 Edition, November 1, 2011 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

A 5GHz digital frequency synthesizer achieving a low noise for wireless RF application is presented. This architecture uses a multi-delay coarse-fine Time-to-Digital Converter (TDC) to achieve both the large detection range and fine resolution....

A 5.5 GHz fractional frequency-synthesizer IC
1997 Edition, January 1, 1997 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

We report a GaAs-AlGaAs fractional frequency-synthesizer IC with a 5.5 GHz feedback divider, 2 GHz reference divider, 500 MHz phase-frequency detector, 1 ns charge-pump pulses, gain-normalized output current, and 18 pA/sub rms///spl radic/Hz in-band...

A 4-GHz All Digital PLL With Low-Power TDC and Phase-Error Compensation
2012 Edition, Volume 59, August 1, 2012 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

This paper presents a 4-GHz all-digital fractional-N PLL with a low-power TDC operating at low-rate retimed reference clocks, a compensator preventing big phase-error downfalls, and a loop settling monitor. Two retimed...

Very high bandwidth semi-digital PLL with large operating frequency range
2011 Edition, November 1, 2011 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

A new method of designing a very high bandwidth semi-digital PLL with a large operating frequency range from 100MHz to 1GHz is proposed. The PLL is modelled in Z-domain. The simulation results is also matched with the modelling to ensure that...

Nonuniform sampling digital PLL with fast error correction technique
2005 Edition, December 1, 2005 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

A non-uniform sampling Time Delay Digital Tanlock loop with an enhanced frequency acquisition performance is proposed in this work. An error detection circuitry is utilized to adjust the loop gain before the system goes out of the locking range. The process is controlled by...

A 21-GHz Fractional-N Synthesizer in 130-nm CMOS
2007 Edition, June 1, 2007 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

A 21-GHz fractional-N PLL was demonstrated in 130-nm CMOS. The PLL consumes 19.6 mW power from a 1.2-V supply. The locking range is from 19 to 21.6 GHz, and the frequency resolution is 10 ppm. The measured in-band phase noise at 50-kHz...

Advertisement