loading
A single–chip speech recognition system with embedded flash memory and configurable data path
2002 Edition, January 1, 2002 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

The design of a single-chip, processor-based system with embedded built-in speech recognition capabilities is presented. The proposed system-on-chip is intended to be used for the implementation of autonomous embedded...

An embedded system for acoustic pattern recognition
2017 Edition, October 1, 2017 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

We present a miniaturized universal hardware module for acoustic pattern recognition in various types of multichannel sensor signals. The module implements configurable signal analysis (signal transforms, filter banks, statistical transforms) and a GMM-HMM...

A Case of On-chip Memory Sub-system Design for Low-Power CNN Accelerators
Volume PP - IEEE - Institute of Electrical and Electronics Engineers, Inc.

The rapid development of machine learning is enabling a plenty of novel applications such as image and speech recognition for embedded and mobile devices. However, state-of-the-art deep learning models like convolutional neural networks (CNNs) are demanding...

HW/SW architecture for speech recognition acceleration
2013 Edition, January 1, 2013 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

This paper describes a new hardware architecture for fast Acoustic Model scoring in embedded speech recognition systems by integrating an 8-way data-path with a NOR Flash array. This architecture localizes computation of critical...

Acoustic coprocessor for hmm based embedded speech recognition systems
2013 Edition, Volume 59, August 1, 2013 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

This paper describes a hardware accelerator for calculating observation probabilities in Hidden Markov Model based embedded speech recognition systems. The architecture integrates an 8-way data-path with a high bandwidth NOR...

Re-architecting the on-chip memory sub-system of machine-learning accelerator for embedded devices
2016 Edition, November 1, 2016 - Association for Computing Machinery (ACM)

The rapid development of deep learning are enabling a plenty of novel applications such as image and speech recognition for embedded systems, robotics or smart wearable devices. However, typical deep learning models like deep convolutional neural networks...

Dynamically reconfigurable system for LVQ-based on-chip learning and recognition
2016 Edition, May 1, 2016 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

Artificial neural networks implement a simplified model of the human brain and thus specialize on pattern recognition. As an alternative to conventional single-instruction-multiple-data (SIMD) solutions with massive parallelism for self-organizing-map (SOM)...

A reconfigurable signal processing IC with embedded FPGA and multiport Flash memory
2003 Edition, January 1, 2003 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

A 1GOPS dynamically reconfigurable processing unit with embedded Flash memory and SRAM-based FPGA targets image-voice processing and recognition applications. Code, data, and FPGA bitstreams are stored in the embedded...

A 1 GOPS reconfigurable signal processing IC with embedded FPGA and 3-port 1.2 GB/s flash memory subsystem
2003 Edition, January 1, 2003 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

A 1 GOPS dynamically reconfigurable processing unit with embedded flash memory and SRAM-based FPGA for image/voice processing/recognition applications is described. Code, data and FPGA bitstreams are stored in the embedded...

Design Of A Voice Guided Ultrasonic Spectacle And Waist Belt With GPS For The Visually Impaired
2018 Edition, August 1, 2018 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

The problems accompanied with blind mobility is enormous. This project presents an electronic mobility aid and portable tracking device for the blind. The system is made up of a network of ultrasonic sensors mounted on a belt worn at the waist. The sensors detect...

Advertisement