loading
A 550-μW 20-kHz BW 100.8-dB SNDR Linear-Exponential Multi-Bit Incremental Σ Δ ADC With 256 Clock Cycles in 65-nm CMOS
Volume PP - IEEE - Institute of Electrical and Electronics Engineers, Inc.

This paper presents an incremental analog-to-digital converter (IADC) with a two-phase linear-exponential accumulation loop. In the linear phase, the loop works as a first-order structure. The noise-coupling (NC) path is then enabled...

A 550µW 20kHz BW 100.8DB SNDR Linear-Exponential Multi-Bit Incremental Converter with 256-cycles in 65NM CMOS
2018 Edition, June 1, 2018 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

This paper presents an incremental A/D converter with a two-phase linear-exponential accumulation loop. In the linear phase, the loop works as a first-order structure. The noise coupling path is then enabled in the...

A 0.5 V, 20 µW pseudo differential 500 kHz Gm-C low pass filter in 0.18 µm CMOS technology
2012 Edition, March 1, 2012 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

Scaling of supply voltage due to shrinking in the device sizes has lead to bulk driven circuit techniques specially for analog circuits that operate at low supply voltages. In this paper we present a bulk driven pseudo differential low power, continuous time Cochlea 2nd order...

8 - An American National Standard IEEE Standard for Mechanical Core Specifications for Microcomputers
1988 Edition, January 1, 1988 - IEEE - Institute of Electrical and Electronics Engineers, Inc.
A description is not available for this item.
A Wideband 2 $\times$ 13-bit All-Digital I/Q RF-DAC
2014 Edition, Volume 62, April 1, 2014 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

This paper presents a wideband 2 ×13-bit in-phase/quadrature-phase (I/Q) RF digital-to-analog converter-based all-digital modulator realized in 65-nm CMOS. The isolation between I and Q paths is guaranteed employing 25% duty-cycle differential...

A micropower delta-sigma modulator based on a self-biased super inverter for neural recording systems
2010 Edition, September 1, 2010 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

This paper presents a micropower, supply scalable 2nd order delta-sigma modulator based on a novel self-biased fully differential super inverter for neural recording systems. By employing an enhanced cascode stage and complementary source degeneration, the super inverter achieves 52...

ST 8:1995 - For Video Recording — Quadruplex Recorders Operating at 15 in/s — Audio Level and Multifrequency Test Tape
1995 Edition, February 13, 1995 - Society of Motion Picture and Television Engineers

This standard specifies an audio frequency test tape to be used for adjusting the sensitivity and frequency response of audio 1 record (program audio track) and audio 2 record (cue track) of quadruplex video magnetic tape recorders operating at a tape speed of 15 in/s (381 mm/s). The...

EG 8:1993 - Specifications for Motion-Picture Camera Equipment Used in Space Environment
1993 Edition, November 17, 1993 - Society of Motion Picture and Television Engineers

This guideline specifies the technical and operational requirements for the use of documentary and theatrical motion-picture cameras aboard a space shuttle.

A 4.28 pJ/access high-density average-8T sub-threshold SRAM with reverse narrow-width effect (RNWE)-aware sizing
2014 Edition, October 1, 2014 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

This paper presents a sizing technique to strengthen the write and access transistors based on reverse narrow-width effect for sub-threshold SRAM in advanced CMOS technology. The technique is verified by a 16 kb SRAM chip in 65 nm technology. The measurement...

A 16 × 16 multi-electrode array with integrated CMOS amplifiers for neural signal recording
2011 Edition, November 1, 2011 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

This paper reports on an active 16 × 16, low-noise, low-power, multi-electrode array (MEA) neural sensor chip designed in IBM BiCMOS 8HP 0.13µm process with a total gain of 60 dB per input, a 20 kHz sample rate, an input-referred noise of 5.3 µVrms over 10 Hz to...

Advertisement