loading
22 GHz amplifier using a 0.12 μm CMOS technology
2006 Edition, May 1, 2006 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

A 22 GHz low-noise amplifier (LNA) was designed, fabricated in standard 0.12 μm CMOS technology and measured. The LNA chip achieves a maximum gain of 5.5 dB, a noise figure of 10.3 dB and return losses at in-/output of 15 and 10 dB,...

A Wideband 28 GHz Fully-Integrated Power Amplifier in 65 nm CMOS Technology
2018 Edition, May 1, 2018 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

A 28 GHz two-stage power amplifier is designed and measured in 65 nm CMOS technology. Using a two-stage common-source (CS) power amplifier topology with a Multi-section L-matching network, the circuit achieves 44% bandwidth while it...

Design of a 2.4 GHz low noise amplifier in 0.25 μm CMOS technology
2007 Edition, August 1, 2007 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

A RF low noise amplifier used in Wireless Local Area Net system receiver, has been implemented in 0.25 μm CMOS technology. This paper analyzes low-noise amplifier (LNA) cascode topology, noise matching and input matching techniques. Design procedure...

The integrated 2W high voltage/high power 0. 12-/spl mu/m RF CMOS power amplifier
2004 Edition, Volume 1, January 1, 2004 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

A 2W HiW power amplifier for GSM mobile communication system is designed using 0.12-μm CMOS process. To solve the problem of low breakdown voltage in deep-submicron CMOS technology, the new High Voltage/Wigh Power (HivP) device configuration is...

CMOS power amplifier with temperature compensation for 79 GHz radar system
2013 Edition, November 1, 2013 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

We have developed a 79 GHz CMOS power amplifier (PA) with temperature compensation implemented using 40 nm CMOS technology that suppresses the variation of small-signal gain and the degradation of linearity within 0.8 dB in the temperature range from...

Millimeter-wave CMOS power amplifier using slow-wave transmission lines
2015 Edition, Volume 2, December 1, 2015 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

A three-stage 60-GHz power amplifier was implemented in a 65 nm CMOS technology. High-quality-factor slow-wave coplanar waveguides were used for input, output and inter-stage matching networks in order to improve the performance. In Class-A...

A 5–9 GHz CMOS Ultra-wideband power amplifier design using load-pull
2013 Edition, December 1, 2013 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

The design of 5-9 GHz, two stages CMOS power amplifier (PA) for Ultra-wideband (UWB) is presented in this paper. Post-layout simulation results indicated a power gain S21 of 16± 0.5dB, an input return loss S11 less than -4 dB and an output return loss S22 less than -5 dB...

A K-band compact fully integrated transformer power amplifier in 0.18-μm CMOS
2013 Edition, November 1, 2013 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

A K-band, 24 GHz, fully integrated transformer power amplifier (PA) is designed and fabricated in the standard 0.18-μm deep N-well (DNW) CMOS technology. This power amplifier is a 2-stage design using cascode RF NMOS configuration. The...

Low phase-noise SPI programmable 1.5 to 12 GHz SiGe BiCMOS VCO array
2016 Edition, October 1, 2016 - European Microwave Association

We present a fully integrated VCO array including CMOS core, LDOs, seven VCOs, three divider paths for frequency range extension and output amplifier. The circuit is fabricated using a low cost 0.25 μm SiGe:C BiCMOS technology. Seven VCOs together...

A high-efficiency good linearity 21 to 26.5 GHz fully integrated power amplifier using 0.18 μm CMOS technology
2016 Edition, October 1, 2016 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

This paper presents the design and implementation of a 21-26.5 GHz broadband, two stages CMOS power amplifier (PA) for quasi-millimeter wave band wireless communication systems. The proposed PA is designed using staggered tuning method [1], which is employed for...

Advertisement