IEEE - Institute of Electrical and Electronics Engineers, Inc. - High-level synthesizable dataflow MapReduce accelerator for FPGA-coupled data centers

2015 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)

Author(s): Dionysios Diamantopoulos ; Christoforos Kachris
Publisher: IEEE - Institute of Electrical and Electronics Engineers, Inc.
Publication Date: 1 July 2015
Conference Location: Samos, Greece
Conference Date: 19 July 2015
Page(s): 26 - 33
ISBN (Electronic): 978-1-4673-7311-1
DOI: 10.1109/SAMOS.2015.7363656
Regular:

Manipulating big-data entries of emerging server workloads requires a design paradigm shift towards more aggressive system-level architecture solutions. From software perspective, the MapReduce... View More

Advertisement