IEEE - Institute of Electrical and Electronics Engineers, Inc. - All digital time-to-digital converter using single delay-locked loop

2008 IEEE International SOC Conference (SOCC)

Author(s): Hong-Yi Huang ; Yi-Jui Tsai ; Kung-Liang Ho ; Chan-Yu Lin
Publisher: IEEE - Institute of Electrical and Electronics Engineers, Inc.
Publication Date: 1 September 2008
Conference Location: Newport Beach, CA, USA
Conference Date: 17 September 2008
Page(s): 341 - 344
ISBN (CD): 978-1-4244-2597-6
ISBN (Paper): 978-1-4244-2596-9
DOI: 10.1109/SOCC.2008.4641541
Regular:

This work presents an all digital time to digital converter (TDC) utilizing two-step Vernier delay chain. The sampling phases are generated using a single delay-locked loop (DLL). The design... View More

Advertisement