IEEE - Institute of Electrical and Electronics Engineers, Inc. - Datapath verification with SystemC reference model

2005 6th International Conference on ASIC Proceedings

Author(s): Dongjun Lou ; Jingkun Yuan ; Daguang Li ; C. Jacobs
Publisher: IEEE - Institute of Electrical and Electronics Engineers, Inc.
Publication Date: 1 January 2005
Conference Location: Shanghai, China
Conference Date: 24 October 2005
Volume: 2
Page(s): 905 - 909
ISBN (Paper): 0-7803-9210-8
DOI: 10.1109/ICASIC.2005.1611474
Regular:

Bit-level hardware description language (HDL), such as Verilog or VHDL, has its interior problems to describe complex math formulas in register transaction level (RTL). Its Boolean solutions lead... View More

Advertisement