IEEE - Institute of Electrical and Electronics Engineers, Inc. - Experimental exploration of ultra-low power CMOS design space using SOIAS dynamic V/sub T/ control technology

1997 IEEE International SOI Conference Proceedings

Author(s): Yang, I. ; Lochtefeld, A. ; Narendra, S. ; Chandrakasan, A. ; Antoniadis, D.A.
Publisher: IEEE - Institute of Electrical and Electronics Engineers, Inc.
Publication Date: 1 January 1997
Conference Location: Fish Camp, CA, USA, USA
Conference Date: 6 October 1997
Page(s): 76 - 77
ISBN (Paper): 0-7803-3938-X
ISSN (Paper): 1078-621X
DOI: 10.1109/SOI.1997.634940
Regular:

Supply voltage scaling to 1V and below, with associated V/sub T/ scaling, has been identified as a key approach for energy efficient high performance computing. However, V/sub T/ scaling is... View More

Advertisement