IEEE - Institute of Electrical and Electronics Engineers, Inc. - Skew reduction in clock trees using wire width optimization

Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93

Author(s): Menezes, N. ; Balivada, A. ; Pullela, S. ; Pillage, L.T.
Publisher: IEEE - Institute of Electrical and Electronics Engineers, Inc.
Publication Date: 1 January 1993
Conference Location: San Diego, CA, USA
Conference Date: 9 May 1993
ISBN (Paper): 0-7803-0826-3
DOI: 10.1109/CICC.1993.590684
Regular:

A novel technique for designing binary clock trees with reduced delay and near-zero skew is described. Starting with the minimum possible metal pitch for the tree branches, the proposed algorithm... View More

Advertisement