1076.3-1997 IEEE Standard VHDL Synthesis Packages

inactive
Buy Now
Organization: IEEE - Institute of Electrical and Electronics Engineers, Inc.
Publication Date: 5 June 1997
Status: inactive
Page Count: 49
Page(s): 1 - 52
ICS Code (Languages used in information technology): 35.060
ISBN (Online): 978-0-7381-0989-3
DOI: 10.1109/IEEESTD.1997.82399

Abstracts

Standard

The current interpretation of common logic values and the association of numeric values to specific VHDL array types is described. This standard provides semantic for the VHDL synthesis domain, and enables formal verification and simulation acceleration in the VHDL based design. The standard interpretations are provided for values of standard logic types defined by IEEE Std 1164-1993, and of the BIT and BOOLEAN types defined in IEEE Std 1076-1993. The numeric types SIGNED and UNSIGNED and their associated operators define integer and natural number arithmetic for arrays of common logic values. Twos complement and binary encoding techniques are used. The numeric semantic is conveyed by two VHDL packages. This standard also contains any allowable modifications.

Document History

1076.3-1997 - IEEE Standard VHDL Synthesis Packages
June 5, 1997 - IEEE - Institute of Electrical and Electronics Engineers, Inc.

The current interpretation of common logic values and the association of numeric values to specific VHDL array types is described. This standard provides semantic for the VHDL synthesis domain, and enables formal verification and simulation acceleration in the VHDL based design. The standard interpr...

Advertisement